nCELL-T5000

5G Virtualized Units

5GNR 4 Cells 3GPP Release 15/R16* DL 1.5Gbps/UL 260Mbps 400 Active Users per cell

The nCELL-T5000 from SUNWAVE is used to realize 5G NR base station processing unit to centrally control and manage the entire base station system. It realizes direct access and data interaction with 5G core network, with NGAP and XnAP interface. Also, the product realizes 5G NR access network protocol stack function, RRC, PDCP, SDAP, RLC, MAC and PHY protocol layer functions, as well as baseband processing functions.

PROCESSOR PARAMETERS		
CPU	CPU Intel [®] Xeon [®] D-2177NT Processor 105W (14C/28T)	
CPU	CPU Intel [®] Xeon [®] D-2187NT Processor 110W (16C/32T)	
Photolithography	14nm	
	XeonD-2177NT Processor – 1.9GHz	
Processor Base Frequency	XeonD-2187NT Processor – 2.0GHz	
Maximum Turbo Frequency	3.00 GHz	
Cache	19 MB	
Memory Type	DDR4-2666	
Supported ECC Memory	Yes	
Maximum Number of Memory	4	
Channels	4	
Maximum Memory Speed	2667 MHz	
Maximum Memory	256 GB	
(Depending on Memory Type)		
Chipset	Intel [®] Xeon [®] SoC	
Size	482.6 x 420 x 44.5 mm 19.00 x 16.54 x 1.75 in	
Weight	6.5 kg 14.33 lbs	
	450W 1+1 redundant PSUs	
Power Supply	100V to 240V AC @50-60Hz	
	-36V to -72V DC	
MTBF	150,000 h	

FUNCTIONAL INDICATORS		
Standard	3GPP R15/R16*	
Server Platform	Xeon D-2177NT Processor	
	Xeon D-2187NT Processor	
Maximum Number of Cells	2 (XeonD-2177NT Processor)	
Waxinum Number of Cells	4 (XeonD-2187NT Processor)	
Carrier Bandwidth	20MHz/40MHz/50MHz/60MHz/80MHz/100 MHz	
Subcarrier Spacing	30 kHz	
Number of Active Users	400 users	
Downlink Peak Rate	1.5 Gbps (DDDSU), 658Mbps (DSUUU)	
Uplink Peak Rate	260 Mbps (DDDSU), 669Mbps (DSUUU)	
Maximum Number of Data Streams	Downlink 4 streams	
Maximum Number of Data Streams	Uplink 2 streams	
Number of Concurrently Scheduled Users	4 users / Slot	

RF Front End	RRU with FPGA/DSP
RF Front End	< 6 GHz
Duplex Mode	TDD, FDD
BS Spatial Layers	4
UE Spatial Layers	2
Fronthaul Bandwidth	10G
Number of Fronthaul Interfaces	4
Return Bandwidth	10G
Number of Return Interfaces	2

Note:"*"means it is on roadmap.

ENVIRONMENTAL SPECIFICA	TIONS		
-	Operation	-5 °C ~ +55 °C +23 °F ~ +131 °F	
Temperature	Storage	-40 °C ~ +70 °C -40 °F ~ +158 °F	
11	Operation	10% ~ 85% RH @40 °C, non-condensing	
Humidity	Storage	5% ~ 90% RH, non-condensing	
Fan	6 fans, adaptive speed		
	Operating time: Half sine 2G, 11ms pulse, 100 pulses in each direction		
Shock	Non-operating: Trapezoid, 25G, 170 inches/sec DeltaV, 3 drop tests in each direction		
Vibration	Non-operating	Non-operating time: 2.2Grms, 10 minutes per axis per direction	
Decibel	Sound pressure < 75 dBA @1m, all fans run at maximum speed		

DEVICE INTERFACE

LEDs: Power, Alert, Drive Activity 2x RJ-45 100/1000BASE-T Ethernet port 1	LEDs: UID, BMC Heartbeat 2x USB 3.0 x RJ-45 Console Port 2x RJ-45 1PPS/TOD Port 4x 10G SFP+ Ethenet Port
	2 x RJ-45 100/ 1000BASE-T Ethernet port
	4 x 10G SFP+ Ethernet port
IO Interface	2 x RJ-45 1PPS/ TOD port
	1 x RJ-45 console port
	2 x USB 3.0
Back Interface	1 x VGA rear
	1 x Power Plug

INTERNAL INTERFACE	
	1 x USB 2.0
IO Interface	1 x COM
	4 x 1PPS SMA input/ output
	2 x PCIe x16 Gen3 single-slot FHFL interfaces, up to 110W each
PCle	Or
	1 x PCIe x16 Gen3 single-slot FHFL interface, up to 250W
	1 x PCle x8 Gen3 OCP NIC v2
	2 x 2.5" hot-swappable SATA 6 Gb/s
Storage	1 x onboard M.2 NVME socket, 2242 M Key
	1 x onboard M.2 NVME socket, 2280 M Key

FGAF Acceleration Card

5G Virtualized Units

5G ORAN Prequel

5G Baseband Processing Acceleration

10G Ethernet 1588V2 Clock Synchronization Service

The integrated fronthaul accelerator card FGAF uses Xilinx's Zynq Ultra Scale+ MPSOC and Kintex Ultra Scale+ FPGA to realize the functions of baseband processing acceleration and data forwarding, and meets the application requirements of high bandwidth, low latency and multi-cell deployment required by the 5G BBU system. Very high integration and ease of use.

This card is a single-slot, full-height half-length (FHHL) card, using PCleGen3x16 interface (supports bifurcation into two sets of Gen3x8 interfaces) to connect to the system, and externally supports 4 SFP+ optical ports.


The card is equipped with a high-precision clock source and clock phase-lock circuit, supports external 1588V2 and GPS input, and can provide stable clock synchronization services to the next-level network node through the SFP+ fronthaul interface.

BASEBAND PROCESSING ACCELERATION PERFORMANCE			
	Throughput Rate	Delay	
LDPC Encoding	17.8 Gbps	14µs	
LDPC Decoding 8.1 Gbps 16µs			

FRONTHAUL DATA FORWARDING PERFORMANCE			
	Downlink Rate	Uplink Rate	Remarks
Single optical port rate	10 Gbps	10 Gbps	Full package mode, 4 concurrent ports
Single optical port rate	9 Gbps	9 Gbps	Burst32, large and small packet interval mode, 4 concurrent ports

CLOCK SYNCHRONIZATION PERFORMANCE		
Support Standard	Index	Uplink Rate
Grand master	Support clock synchronization of 128 nodes	Number of Slavers
SyncE G.8262	All 4 interfaces support	
Keep ability	1.5μs over 8 Hours	Choose high stability OCXO





SINGLE BOARD SPE	SINGLE BOARD SPECIFICATIONS			
Physical layer acceleration	LDPC codec	Codec encapsulation logic, supports CRC, rate matching and de- rate matching		
Fronthaul	4x10G eCPRI Supports 1588V2	Data aggregation	Data cache	Package classification management
Clock circuit	Onboard OCXO, high- precision phase-locked loop synchronization circuit	Onboard GPS receiver module	Supports external 1588V2 input	

	Xilinx Zynq Ultra Scale Plus RFSoC XCZU21DR Xilinx Kintex Ultra Scale+ XCKU3P		
Chip Model			
	XCZU21DR XCKU3P		
	System Logic cells - 930K	System Logic cells - 365K	
	 CLB LUT - 425K 	 CLB LUT - 163K 	
System Resource	 SDFEC -8 	 DSP Slices - 1,368 	
	 DSP Slices - 4,272 	 BRAM - 12.7Mb 	
	 BRAM - 38.0Mb 	 URAM - 13.5Mb 	
	 URAM - 22.5Mb 	GTY Transceivers - 16	
Structure Size	Full-height, half-length (FHHL) x16 PCle form factor		
Structure Size			
PCIe Interface	W x H x D: 169.6 x 110.6 mm x 18.6 mm 6.68 x 4.35 x 0.73 in		
	PCIe Gen3 x16 interface bifurcated to two PCIe Gen3 x8		
	• 2xBanks of 512M x 48 –PL		
Onboard RAM Resources	• 1xBank of 512Mx 32 –PS	1	
	Total Capacity 6GB in PL		
	Total Capacity 2GB in PS		
Onboard FLASH Resources	1Gb SPI FLASH NOR SLC	256Mb SPI FLASH NOR SLC	
Network Interface	4 SEDL optical parts		
Cooling Method	4 SFP+ optical ports		
	Module with cooling teeth, cooling through internal air ducts in the case		
	Single board power-up sequence management and hot reset and shutdown		
Single Board	functions		
Management	Supports local software upgrade		
	JTAG daisy-chaining design to support	burning and debugging of two devices	

	On-board RS232 debug portOn-board Ethernet debug port	
Single Board Working Temperature	0 °C ~ +80 °C +32 °F ~ +176 °F	
Single Board Power Consumption	< 35W	
Single Board Clock Synchronization Mode	 Supports external GPS antenna for GPS synchronization Supports 1588V2 time information input via external Ethernet RJ45 Optional high stability crystal oscillator for local clock keeping within 8 hours with time accuracy deviation less than ±1.5µs 	

Contact Us Today en.sunwave.com